Concurrency is used in modem software systems as a means of addressing performance, availability, and reliability requirements. The collaboration of multiple independently executing components is fundamental to meeting such requirements and such collaboration is realized by synchronizing component execution.
INTRODUCTION
The use of concurrency to resolve challenging system requirements with software is becoming common-place. Concurrency can, for example, enable increased system performance through the use of parallel processing, enable increased availability and reliability through replication of functionality, and, through pre-emptive execution, enable timely system response. Increasingly, developers of concurrent systems are reusing existing libraries and programming frameworks rather than developing entire applications from scratch. One of the key challenges in this setting is enforcing application specific synchronization policies on the mixture of reused and custom-built components that comprise the application.
ing of component execution. For all but the simplest of systems, the number of ways that components can be scheduled is enormous. This, combined with the fact that synchronization is distributed throughout the application, makes it very difficult to reason about the overall correctness of an application with respect to synchronization requirements. This presents developers of concurrent systems with a choice between employing the synchronization policies that are best suited to their application, but which may be difficult to validate, or employing very simple policies that are overly restrictive of component scheduling, but which are easy to validate. Given the lack of usable and effective methodologies for introducing complex synchronization policies into software, developers invariably choose to use simple synchronization policies even at the expense of system performance.
In this paper, we describe an approach which addresses these issues by: (i) allowing developers to specify global synchronization policies that govern the execution of components in a concurrent application; (ii) automatically synthesizing correct efficient implementations of those synchronization policies; and (iii) independently verifying the correctness of those implementations and supporting the automated checking of other system correctness properties. Ours is a focused approach that does not attempt to assure complete functional correctness. We believe that, except for the most safety critical systems, formal specification and verification of complete functional behavior is impractical. We also feel that generation of code from high-level specifications is impractical for complete functional behavior. However, we believe that formal definition and derivation of code for particular aspects of program behavior is practical, and in this paper we give what we believe is a convincing demonstration of this for the aspect of synchronization.
In our approach (refer to Figure l) , the developer builds core functional code without implementing the synchronization policy. For example, in a readers-writers system, code to access a shared buffer would be written. The developer delimits particular code regions that will be synchronized. In a readers-writers system, one would mark the regions that access shared data as a reader and Synchronization can be viewed as controlling the possible schedulpermission to make part of this work for personal or use is granted without fee provided that copies are not made or distributed for profit or advantage a d that copies bear this notice and the 111 citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. ZCSE'OZ, May 19-25,2002 , Orlando, Florida, USA.
or hard copies of all those that access the data as a writer. A synchronization policy that controls the scheduling of threads that attempt to execute in those regions is specified in a language of global invariant patterns. This synchronization specification is compiled to a predicate representing an invariant that must hold on the regions. These invariants can then be used to generate implementations of the synchronization policy in Java, for example, that are then integrated with the This process guarantees that the safety properties described by the invariant are correctly implemented by construction. To guard against errors in the synthesis process we can encode specifications of the intended synchronization properties into the generated code and apply model checking to verify that they hold. This kind of checkable redundancy yields a high degree of confidence in the correctness of our synthesis approach. This confidence does not, however, extend to additional correctness properties, e.g., liveness properties, that one might wish to check. To address this, we have adapted the Bandera [8] toolset to extract models that are a hybrid of synchronization specifications and core functional code. The resulting models encode program synchronization very efficiently, yielding dramatic state-space reductions that promise to increase the size and complexity of systems for which model checking is tractable.
Our approach builds off and extends the global invariant approached advocated by Andrews [2] . Our main extensions have been to identify recurring patterns of global invariant specification and to revise the methodology for developing implementations of those specifications [22] . In this paper, we further extend the work by providing automated tool support for the synthesis of implementations. We believe the result is a framework for developing correct efficient synchronization code that is:
Powerfil -using the pattem system, complicated structures can be described clearly and succinctly at a very high level;
Expressive -we have used the pattem system to specify solutions for a wide variety of exercises from three well-known concurrency texts [2,3, 131; Automatic -this is push-button approach where code with very intricate semantics is automatically generated from highlevel specifications; General -the approach is language independent and sup--ports multiple languages and synchronization primitives; Formal -our aspect specification language has a rigorous semantic foundation which enables code generation techniques that use decision procedures for a quantifier-free fragment of first-order arithmetic and yields a high degree of confidence in the generated solutions; and Verzjiable -the structure of the generated code and associated artifacts is designed so that crucial correctness requirements can be checked automatically using existing software modelchecking technology.
The SyncGen tool described in this paper has been fully implemented'. While this paper focuses on the synthesis and verification of synchronization in Java programs, in collaboration with colleagues we have produced synchronization code generators for other languages and execution platforms. These include C++ with POSIX shared memory primitives, distributed synchronization primitives in C on CAN networks [24] , and most recently we have begun adaptation of the event-channel mechanism in TA0 [25] , a widely used object request broker, to implement synchronization policies in real-time distributed object-based systems.
The rest of the paper is organized as follows. Section 2 describes the semantic foundation of global invariants, how they give rise to synchronization solutions, and how common global invariants can be captured by a collection of reusable patterns. Section 3 describes the generation of coarse-grain solutions and how these solutions can be optimized for specific patterns. Section 4 summarizes the construction of a fine-grain solution for Java. Section 5 presents a non-trivial example that involves the composition of multiple primitive synchronization policies in a single application. Section 6 describes our approach to verifying the correctness of synchronization implementations and how we can leverage the coarse-grain solution for state-space reduction in model checking. Section 7 describes related work and Section 8 concludes.
SPECIFYING SYNCHRONIZATION

Global invariants
In our approach to coding concurrent software, a developer uses traditional methods and development environments to produce what we term the system's corefunctional code. This code realizes the behavior of each concurrent component of the system, but does not specify how components synchronize. Instead, the developer simply marks the regions of code in each component that require synchronization with syntactic tags. The developer then partitions regions into equivalence classes termed clusters. Intuitively, regions RI and Rz should be in the same cluster if a thread at region RI ' The tool and a collection of examples are publicly available at www.cis.ksu.edu/saves. waits for an event or state that is triggered or changed by a thread at R2.
Each region R is associated with two conceptual counters InR
and OUtR that keep track of the number of times that a thread of control has entered or exited the region, respectively. The developer then specifies the synchronization policy for each cluster by giving a logic formula that constrains the relationships between the cluster's region counters.
As an example, consider how a developer would specify a simple system of concurrent readers and writers of a shared variable. Figure 2 displays the core functional code for the Reader and Writer threads. In this code, the regions that need synchronization are the reading and writing of the shared variable. These regions form a cluster since a thread entering the reader region must wait for a thread in the writer region to exit the region (and vice versa) if the proper mutual exclusion discipline is to be enforced. Thus, the developer tags the entrance and exit of the regions with special comments recognized by the SyncGen tool. These regions should be synchronized so that (a) multiple reader threads can be in the reader region provided no writer thread is in the writer region, and (b) one writer thread is in the writer region provided no reader thread is in the reader region. The logic formula that specifies this policy is
where the variables used are the implicit entrance and exit counters associated with each region. The first line specifies that either the reader region is empty or the writer region is empty; the second line specifies that at most one thread can be in the writer region at a time.
Global invariant patterns
One possible drawback of the global invariant approach is that developers may find it difficult to identify appropriate global invariant formulas that accurately capture the safety properties of the given synchronization requirements. To address this problem, we provide a set of global invariant patterns or idioms that can be used directly or composed to produce more complex synchronization specifications [23] . Below we describe each pattem and present its formal semantics as a global invariant formula.
Bound( R, n): at most n threads can be in R at any point in time.
The underlying formalization is ( h R -OUtR 5 n).
Exclusion(R1, R2,. . . , R,): at any point in time, threads can be in at most one synchronization region out of the n synchronization regions. To aid in the formalization, we define a predicate OnlyOneOccupied(i,n) that holds in the state in which threads are only in one region Ri out of n regions: The barrier pattem yields a symmetric synchronization; threads cannot move faster through RI than they can through R2 (or vice versa). This pattem may be decomposed and its components used to specify an asymmetric relay synchronization described below. N 3 ) by N, and using this as a bound for Out, for each R3 ensures that every time a complete unit assembles at each R, for all j, another unit ( N z threads) is allowed to leave R,. Thus, the kth unit of threads in R, may leave the region when the kth unit of threads have entered every region R3.
Relay
Pattem-based synchronization specifications are formed by composing instances of the above patterns where composition is interpreted as logical conjunction. For example, the second section of Figure 2 displays readers/writers synchronization specification expressed as a composition of Exclusion and Bound patterns. In this example, the developer declares a name RW for the single cluster, names Reader, Writer for the two synchronization regions, and finally the global invariant for the cluster. In problems with multiple clusters, this information is repeated for each cluster. Expanding the patterns to logical predicates as described above and interpreting the composition symbol '+' as conjunction yields the global invariant I,, .
COARSE-GRAIN SOLUTION
A global invariant specification is automatically translated into an implementation independent coarse-grain synchronization solution which is represented using atomic test-and-update constructs (await B -+ S ). Informally, a thread executing (await B -+ S ) is suspended until boolean expression B becomes true. Once B holds, the thread continues in an atomic step to execute S -a sequence of one or more assignment statements.
An await statement will be placed at the entrance and exit of each region. Each expression B will act as a guard ensuring that threads can only enter/exit a region when an appropriate condition on region counter variables is satisfied, and S will be an increment of the appropriate region entrance/exit counter variable. Often, a . . . other computation . . . . . . other computation . . .
Figure 2: SyncGen Tool Artifacts for Readerswriters Example
guard B in (await B 4 S ) will be the constant true (signifying that a thread can unconditionally enter/exit a region); we abbreviate such await statements as ( S ) and refer to them as atomic statements. In summary, our strategy ensures (via induction on the number of execution steps) that an invariant holds throughout an execution by (a) checking that the invariant holds in the initial state where all region counter variables have a value of 0 (base case), and (b) constructing appropriate guards at region boundaries (entrances/exits) that guarantee that, if the invariant holds before a thread crosses a boundary, then it will also hold after the thread crosses a boundary (induction case).
Figure 2 (middle) presents the coarse-grain solution for the readers/writers example that is produced automatically by the SyncGen tool. The solution passes along the declared cluster and region names, gives the await/atomic statement associated with each region entrance/exit, and specifies other regions that should be notified upon completion of each region entrance/exit. The intuition behind the guards for each region entrance is as follows: the reader region can only be entered when there are no threads present in the writer region (i.e., when the difference between the number of threads that have entered the writers region and the number of threads that have exited the writers region is zero), and the writer region can only be entered when (a) there are no threads present in the reader region and (b) there are no threads present in the writer region. It is clear that more compact renderings of condition (b) are possible, but the displayed version is what produced by the automatic construction outlined in Section 3.1 below.
The SyncGen tool actually provides two different mechanisms for generating coarse-grain solutions. The first is an approach that starts from the logic formula representation of the global invariant (e.g., the formula ITW) and employs weakest-precondition calculations and subsequent reductions using a decision procedure for a subset of first-order logic (our implementation uses the Stanford Validity Checker (SVC) decision procedure package). The second mechanism generates the coarse-grain representation directly from the global invariant pattern specification. Working directly from the patterns makes generation easier in several respects because information about the structure of the synchronization solution is already coded in the pattern concept -the structure does not have to be (re)discovered by manipulation of the invariant formula. We almost always use the pattern-based generation mechanism since (a) the generation process is more efficient -the formula-based method requires numerous calls to the decision procedure package, (b) the generated solution is slightly more efficient due to leveraging structural information in the patterns, and (c) the pattem collection is expressive enough to specify a wide variety of synchronization solutions. The formula-based mechanism can be used when a particular global invariant cannot be expressed using the existing pattem collection. We give an overview of both approaches below. We give a more detailed explanation of the formula-based approach since it provides the semantic foundation of the coarse-grain solution generation.
Formula-based generation
Establishing the base case of our inductive argument is straightforward: references to region counter variables in the global invariant I are replaced with their initial value 0, and the decision procedure is called to verify that the resulting formula is true. If the formula is not true the user is notified that the proposed synchronization policy is unsatisfiable; otherwise, we continue with the inductive steps as described below.
To see how each entrance (await l? -+ InR + + ) statement is constructed automatically from a given global invariant formula I, note that, in order to preserve I, a thread at the entrance of a region R must wait until it is guaranteed that incrementing InR will preserve I (similarly for the exit of R). Thus, we are looking for the least restrictive condition B that guarantees that h R + + will result in I being true. In other words, calculate the least restrictive B such that the Hoare triple {I A B } h R + + {I} is satisfied. Note that if all region guards are constructed appropriately, I should always be true, and thus it appears in both the precondition and postcondition of the triple.
Step 1: The calculation process begins by noting that a correct but often unnecessarily complex Bo can be produced by taking 
Notice that the structure of this formula is more complex than necessary. For example, the first disjunct can never hold because of two basic properties of region counters: (1) counter variables can never have negative values, and (b) for any region R,, In, 2 Outz.
In addition, since ITw holds globally, the second conjunct must be true since it also appears as a top-level conjunct in I,, . Reducing Bo based on these two observations yields Inw -Outw = 0 -the guard at the reader region entrance (Figure 2) . The following two steps give a method for carrying out such reductions for region entrances in a systematic way regardless of the structure of I .
Step 2: Let BI be the disjunctive normal form of Bo, that is, 
. Let C1, CZ represent the first and second disjuncts above, respectively. SVC can prove I A A 3 4'1 using facts encoded in A as described above. However, SVC fails to prove I A A + -CZ and so we have the reduced formula
Let D1, DZ be the first and second conjuncts in Bz.
Step 3 and this matches the reader guard displayed in Figure 2 . The generation of the await statement in Figure 2 for writer region entrance follows the same steps.
Calculation of region exit statements begins with the weakestprecondition calculation of Step 1. Reduction then proceeds as in
Step 2 and Step 3, but instead of reducing based on information represented by I A A, we reduce based on a formula I A A A A' where A' represents additional facts that hold when a thread is inside the current region -this information is derived by calculating the strongest post-condition of the previously generated entrance statement. For example, here is the intuition for the reader exit: calculating w p ( O u t~ := O U~R f 1, I?,) and converting to disjunctive normal form yields
Unlike the calculation for entrance, Step 2 does not lead to reductions because it is possible for each of disjuncts C1, CZ above to hold (i.e., checking I A A + -Ci fails). However, in Step 3, each of the occurrences of ( I n w -Outw _< 1) can be removed as in the case for the reader entrance (this follows from IT,). Finally, for IT, to hold while a thread is inside the reader region, it must be the case that Inw -Outw = 0. This causes the potential guard Bi to reduce to true, which yields an atomic statement for the reader exit. Figure 2 illustrates that the coarse-grain solution also contains notiJication information. When an entrance/exit counter for region R is incremented, it may cause an entrancelexit guard of another region R' that was previously false to become true. Fine-grain solutions often implement await statements by blocking on false guards. In such implementations, a thread causing the guard at the entrancelexit of region R' to change from false to true should wake up threads waiting at the entrancelexit of RI. The NOTIFY clauses in Figure 2 indicate situations where one thread in a region entrancelexit should be awakened, and NOT1 FYALL clauses indicate situations more than one thread in a region entrancelexit should be awakened. Note that notifying all threads yields a less efficient but guaranteed safe solution. Distinct NOTIFY and NOTIFYALL lists are maintained because issuing a notify is typically more efficient that issuing a not i f y a l 1. Although this information isn't necessary to specify the coarse-grain semantics, we include it at the coarse-grain level because (a) most fine-grain backends make use of it, thus this functionality is factored out of the back-ends, and (b) it is very easy to generate precise notification information using the pattem-based method described below -deferring the calculation to the back-ends where the structural information contained in the patterns has already been compiled away usually yields more conservative and thus less efficient notification actions.
Pattern-based generation
The pattem-based generation of region boundary guards leverages three facts: (1) region enter/exits have a regular form -a single counter increment, (2) patterns are composed by conjunction to form a synchronization specification, and (3) weakest-precondition distributes across conjunction [ Consider S to be a region counter increment and 13 to be the formulas obtained by instantiating j global invariant pattems (for 1 < j 5 n). The law of distributivity above allows one to precompute entrancelexit guard schemas for each pattern individually. Then, given a pattem-based synchronization specification that contains pattern instances P I , . . . , P,, a guard G for a region entrance/exit is built by conjoining guards Gj that are produced by instantiating the precomputed guard schemas for each Pj . Each Gj corresponds to a reduced wp(S, Ij). We will illustrate this by considering several patterns below -details for the remaining pattems and correctness proofs can be found in [9] .
Bound(R, n): Here, we have I = (ha -0UtR 5 n). The entrance guard schema for region R is
The entrance guard schema for any region R' # R is true (i.e., no guard condition is required to ensure that I holds after an entrance to R') since I holds before Znp + + and therefore it must be true after h R / + + .
The nonreduced exit guard schema for region R is regions R' other than the region R that is bounded, the entrance guard is true. For the reader exit, both the exclusion and bound yield true guards so an atomic statement is generated (similarly for the writer exit). For the writer entrance the exclusion pattern contributes h R -OUtR = 0 and the bound pattern contributes (Znw + 1) -Outw 5 1. Thus, the conjunction of these two forms the guard. The schemas above reveal that notification only occurs at the region exits. For the reader exit, exclusion contributes n o t i f yAl1 to the writer entrance; bound contributes nothing. For the writer exit, exclusion contributes n o t i f yAl1 to the reader entrance; bound contributes not i f y to the writer entrance.
FINE-GRAIN SOLUTION
As noted in the introduction, the language-independent coarsegrain solution skeleton can be translated to fine-grain solutions rendered using a variety of languages and synchronization primitives. In this section, we focus on the Java translation.
The translation to Java involves generating several methods and locks objects for each await and each atomic statement. Also, the counter variables and associated increments for each critical region must be implemented so as to ensure exclusive access across a cluster. All such definitions for a particular cluster are collected into common static class S G C l u s t e r $clname, and we outline the construction of each of these below. The translation follows Mizuno's strategy of implementing spec& not$cation, and further motivation for this implementation is given in [21] .
Counters: For each region rname, declare private static integer variable implementing the region's entrance/exit counters:
Note that this yields a solution with an unbounded counter variHowever, since we know I must before O U t R f t and counters able. If one needs to avoid potential wrap-aromd, the alternate are always non-negative, the proposed exit guard will also be satbounded counter implementation presented in Section 6 be isfied. Therefore the reduced exit guard for region R is true. Reasoning similar to the entrance guard for region R' # R establishes that the exit guard schema for R' with respect to Bound( R, n) is used.
to use for implementing exclusive access to counter variables.
Locks: Declareaprivate static Object c l u s t e r C o u n t e r L o c k
true.
For generating notification information specific to this pattem, note that the only non-trivial guard is the entrance guard calculated above, and only the increment of OUtR at the region R exit can cause the guard to change state fromfalse to true. Thus, upon exit of R, threads at the entrance to R should be notified. Note that n o t i f y should be used instead of n o t i f ya 11 : if a thread has been waiting at the entrance of a "full" R (i.e., n are currently in R), then one thread exiting will only allow one more thread to enter. Thus, only one thread (instead of all) should be woken up.
Exclusion(R1, Rz):
We consider a simplified version of exclusion; it is easy to see how to scale the steps to the n-way version of Section 2. Here we compute four guard and notification schemas: RI entrance and exit and R2 entrance and exit. Working in a fashion similar to the Bound case above, we have
For notification information, we have RI exit calls n o t i f yAl1 on Rz entrance, and RZ exit calls not i f yAl1 on RI entrance.
Considering the readers/writers specification of Figure 2 , the distributivity of 'wp' allows us to assemble the course-grain solution from the schemas above as follows. For the reader entrance the exclusion pattern contributes Inw -Outw = 0 but the bound pattern's contribution is trivial since we noted above that for all GYUt 1 true Ggut =z true.
private static Object
Awaits: For each (await B + S ) at the entrance of region rname (await statements at the exit of a region are treated identically -only e x i t is used in the generated names for methods and variables), define one static public (non-synchronized) method named m a m e $ e n t e r , one static private method named c h e c k $ r n a m e $ e n t e r , and declare one static private variable of type Object named condi t i o n $ r n a m e $ e n t e r toimplement specific notification.
We have the following declaration for the specific notification lock.
Public method rname$enter is defined as follows. Atomics: For each ( S ) at the entrance of region rname (atomic statements at the exit of a region are treated identically -only e x i t is used in the generated names for methods and variables), define one static public (non-synchronized) method named mame$ e n t e r , as follows. 
EXAMPLE
Using our basic invariant pattems and composition techniques, we have solved a wide variety of challenging problems found in standard textbooks [2, 3, 131 , and all artifacts associated with eight representative problems can be found on the project web-site. In this section, we illustrate the use of the synchronization patterns to specify a solution to the sleeping (daydreaming) barber problem given in many OS textbooks (here, we use the description from [2] In a solution, we define two types of threads; a barber thread and customer threads. Let integer variable numcustomers keep track of the number of customers in the waiting room. A scenario describing the repeating sequential behavior of the barber thread is as follows:
B1 {assertion: no customer is in the barber room} wait until a C2 wait until the barber becomes free C3 {assertion: met the barber} leave the waiting room (decrement numcustomers) and enter the barber room C4 wait until the barber finishes the hair cut C5 {assertion: hair cut is done} leave the barber room so, leave; else enter the waiting room (increment numcustomers).
In the barber's scenario, steps B1 and B4 constitute synchronization regions because they involve waiting on a customer (B 1 waits on C2, B4 waits on C5).
Step B3 is a synchronization region because it triggers the customer's exit. In the customer's scenario, steps C2 and C4 constitute synchronization regions because they involve waiting on the barber (C2 waits on B1, C4 waits on B3).
Step C5 is a synchronization region because it releases the barber to look for another customer. Let these regions be denoted by R B I , R B~, R B~, and Rcz, Rc4, Rc5.
We use a total of four clusters in the synchronization solution. respectively since in each case the completion of the first region triggers the start of the second.
The fourth cluster { Rcl, R c~} is formed to guarantee mutually exclusive access to the counter numcustomers which is checked and incremented in C1 and decremented in C3. Thus, this cluster is synchronized by Exclusion( Rcl , R c~) (which ensures that either C 1 or C3 is vacant) and Bound(Rc1,l) and Bound(Rc3,l) (which ensure only one thread is accessing nuincustomers in C1 and C3). Figure 3 displays the structure of the synchronization solution for the sleeping barber problem.
A scenario describing the repeating sequential behavior of the customer thread is as follows: rAVA f r a g m e n t : synchronized(thi5) thi5.x ++; 
~I M P L E 3 -a d d r e s s f o r m f o r f r a g m e n t :
SUPPORTING VERIFICATION
The approach described in this paper allows developers to be confident that the resulting system implementation satisfies correctness properties related to the specified synchronization policies provided that the synthesis process is correct. One approach to providing evidence of the correctness of the synthesis process would be to provide a proof of correctness of the synthesis algorithm. While potentially useful, this approach would not verify the implementation of the synthesis algorithm. We take an approach which analyzes the correctness of synthesized implementations directly by generating specifications of desired correctness properties that can be checked against the implementation. This kind of checkable redundancy provides an independent means of verifying that the synchronization implementation is correct.
Eliminating subtle errors in synchronization implementations is a significant advantage of our technique, however, other concurrency related errors may still be present in an application. We exploit synchronization specifications to construct hybrid models that blend synchronization behavior from the coarse-grain solution with the behavior of the functional core application code. This can result in dramatic reductions in the cost of verifying properties of SyncGen synthesized programs.
Software verification via model checking
We support verification of SyncGen synthesized programs by extending the Bandera toolset. Bandera [8] is a framework for translating Java source code into a finite-state model encoded in the input format of existing model checking tools, such as SPIN [17] . To be effective in combating the exponential complexity of model checking, Bandera provides support for reducing the number of states in the finite-state model while retaining the ability to reason about correctness properties. Bandera does this by providing different automated program analyses and transformations, such as program slicing [14] and data abstraction [lo] , that are aimed at state-space reduction.
Bandera is organized like an optimizing compiler that represents the program in a series of different formats that are amenable to different kinds of analyses. Bandera translates a Java program into a 3-address byte-code representation, called JIMPLE [26] , to which traditional compiler optimizations can be applied, then it converts the JIMPLE representation to an asynchronous transition system model expressed using guarded-assignments, called BIR, and finally it converts the BIR representation to the model checker input format. Figure 4 gives a small fragment of Java code and its JIMPLE and BIR representations. The mappings between representations are, for the most part, straightforward. The only subtlety is the use of guards, i.e., the when clauses, in BIR to capture the semantics of JVM primitives, such as entermoni tor. We note that BIRs guarded-assignment statements have the same semantics as the await statements introduced in Section 3.
Checking synchronization implementations
If one considers the coarse-grain solution as described in Section 3 it is immediately obvious that traditional model checking of finite-state systems cannot be used to verify synchronization implementations. The use of unbounded region entrylexit counters means that in principle those counters may yield an infinite state space.
One can use model checking as a thorough form of testing by applying it to a portion of the system's state space. Bandera allows users to perform bounded model checking for the portion of state space where values of designated variables stay within a specified subrange. Figure 6 gives the number of states explored during bounded model checks of the Fine grain solution for both the reader-writer (denoted RW in the figure) and Barber examples where Unbounded counters are used but the model check is restricted to states where the counters have values less than 4. In these cases, the checks were for deadlock and for synchronization policy related invariants encoded as assertions.
Such bounded model checks can provide evidence that the synchronization implementation is correct, but if one desires complete verification of correctness, the system's states must be explored exhaustively. One approach, which we mention below, is to attempt to abstract the unbounded counters to range over finite data domains. An alternative approach is to design the coarse-grain solutions for verification by using bounded counters that range over a, usually small, finite domain. We describe this approach for the bound and exclusion patterns below; bounded counter solutions for the rest of the patterns are given in [9] . Using the orginal version of OnlyOneOccupied, the unbounded counter region entrance guard for R, is OnlyOneOccupied(i, n).
Thus, the bounded counter version is obtained by simply using the adapted version of OnlyOneOccupied. The original region exit guard is true, and thus it remains unchanged in the bounded counter version.
We can verify the both of these guards by calculating the weakest preconditions of bounded counter operations following the same pattern as in the case for Bound above.
The chief advantage of the bounded counter solution is that exhaustive consideration of all possible execution states of a synthesized synchronization implementation can now be analyzed. In addition to this, comparison of state space sizes for the unbounded and bounded checks of the Fine grain solution of the 4 thread barber system in Figure 6 illustrates that the use of bounded counters can reduce the number of states. The reduction, however, appears rather modest, around 20%, and it is doubtful that it will mitigate the exponential growth of the state space with increasing numbers of components.
Hybrid model-extraction
A large body of recent work in model checking software, e.g., [4, 10,271, has focused on identifying ways in which the low-level details of system descriptions and implementations can be abstracted. In principle these approaches attempt to recover a high-level model of the program that preserves behavioral properties that are relevant to a specification that is to be checked. Fully-automated versions, e.g., [4, 271, of such abstraction techniques generate very large numbers of sub-problems whose solutions are used to identify the high-level abstraction. Those sub-problems typically involve reasoning about arithmetic and consequently their solution requires the use of theorem-proving techniques. The number of sub-problems can grow extremely rapidly and this is a limiting factor in scaling these approaches. Semi-automated techniques, e.g., [lo] , require the user to help in the identification of abstractions, consequently these approaches may be even less scalable than the theorem-prover based techniques.
In our approach, we start with the high-level abstract model for the synchronization parts of the concurrent system and synthesize . . .
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Unbounded 4 (2 Customers) 530514 extraction approach. First, parse the coarse-grain solution, e.g., as
depicted at the top of Figure 5 . Second, when traversing the JIM-PLE representation of the program, e.g., as depicted in the middle of Figure 5 , identify calls to synchronization region entry/exit implementations. In Bandera's source code model extraction process, the implementation of the fine-grain synchronization methods would be inlined and the resultant JIMPLE would be translated to BIR on-the-fly. For hybrid model extraction, instead of inlining those methods we splice BIR transitions into the model that encode the semantics of the region enter/exit commands in the coarse grain solution, e.g., as depicted on the bottom of Figure 5 . The data in Figure 6 illustrates the effectiveness of this approach in reducing the state space of systems for model checking. The reader-writer example, denoted RW, exhibits a state space reduction of a factor of 2994 and the Barber example exhibits a reduction Our approach works in two phases integrated into Bandera's model of a factor of 1086 when using the Hybrid models. This preliminary data suggests that dramatic state space reductions are possible using this approach and that this reduction will vary with the application. The RW example exhibits a large reduction because the functional core code has very little data. The hybrid model eliminates the lock objects and the statements that manipulate those locks to implement the conditional waiting and notification in the fine grain solution since that behavior is implicit in the semantics of await statement guards. Consequently, the ratio of synchronization related data and control states to functional core code data and control states is very high for the RW example which leads to the large state space reduction. Relative to the RW example, the functional core code for the Barber example has a larger amount of data so the state space reduction is smaller.
Despite the significant reductions, it is clear that the state space of the hybrid model will still grow exponentially, as illustrated by the scaling of Barber example. Our hope is that slowing the rate of growth of the state space will allow scaling of model checking of hybrid models for systems well-beyond the point at which their implementations can be model checked, as was the case with the Barber example.
It is important to note, that the technique described in this paper does not address the potentially huge state space that may arise from the core functional code. We believe that ongoing work on abstraction techniques may provide a means of addressing that problem. On the other hand, our approach provides one way of abstracting synchronization code. Synchronization is not currently treated by automatic abstraction techniques, in part because of the lack of appropriate theories that would be needed to adapt theorem prover based techniques.
RELATED WORK
The integration of synchronization and object oriented programming has been studied extensively in the past decade. Several extensions to languages such as Java and C++ have been proposed with additional synchronization primitives to enhance flexibility and expressiveness. For example, several languages allow specification of conditions under which a method invocation can be accepted or blocked [ 191 [ 191 also allows coordinators to control more than one object. The frameworks discussed above can be classified as following the bottom-up approach: they provide the language mechanisms to the designer to program synchronization. Our approach, on the other hand, is top-down. We start with high-level language independent specification of synchronization requirements and automatically derive the synchronization code. Hence, our work can be viewed as orthogonal and complimentary to the bottom-up approach.
[20] presents a framework for incorporating synchronization constraints into already developed code. These synchronization specifications are in terms of finite state machines and they employ a synchronous model that allows immediate distribution of the global state information. [6] presents a similar approach wherein modal processes are used to specify the legal combination of states of different processes. The system is implemented via a controller that controls the transitions between the states of the individual processes to ensure that illegal combinations are not reached.
The idea of using global invariants to specify synchronization policies is not new [2, 51. Our approach differs from this work in several ways. [2, 5] present many coarse grained solutions in which functional codes are embedded within await statements. Our approach cleanly separates development of functional code and synchronization (aspect) code and weave them in a simple way. Solutions in [2] use many types of counters. Our approach successfully abstracts these counters by only two types of counters, In and Out. We have developed various synchronization patterns and their solution global invariants and demonstrated effectiveness of composition of such global invariants. We have also automated the translation from synchronization specifications to Java.
As mentioned in Section 6, model checking of software, and the abstraction of software to make such checking tractable, is an active area of research. Code can be viewed as a very detailed specification and this level detail leads to extremely large state spaces. For this reason, and to provide feedback in early phases of development, many researchers have advocated the application of automated verification techniques to requirements, e.g., [15] , and software design, e.g., [l 1, 181 , descriptions. This kind of support can be very useful, but without evidence of the conformance of designs with code they don't provide evidence of the correctness of the executable artifact. While work on automated refinement checking, e.g., [7] , provides a kind of conformance checking, there is still the problem of relating the lowest level design to an implementation in a modem programming language like Java. In our approach, this design-code conformance is guaranteed by the code synthesis process so we are free to exploit the design information.
CONCLUSION
In this paper we describe a methodology for synthesizing correct implementations of synchronization policies from high-level specifications. Mizuno has shown that this methodology is broadly applicable to real synchronization problems when applied by hand [22, 231 . The main contributions reported on this paper are the development of the SyncGen tools that: automate the synthesis process, provide checkable redundancy for verifying the correctness of synthesized implementations, and exploit synchronization specifications for state-space reduction of general correctness properties.
SyncGen automates the synthesis of an intermediate representation of synchronization behavior, expressed as global invariants, through the use of automated decision procedures or, when users specify synchronization policies using patterns, through template instantiation. Backends for different languages and run-time environments, such as Java, C++/POSIX, and C/CAN based concurrent systems, have been developed that generate implementations from this intermediate representation and integrate the resulting synchronization code with the functional application code. These backends can also introduce redundant invariant specifications that can be checked using, for example, the Bandera tools. The Bandera tools themselves have been adapted to accept the functional core code and the intermediate-level synchronization specification then extract a model that represents their composite behavior.
Preliminary experience with the SyncGen tools on a variety of examples (see www. c i s . k s u . edu/saves) is very encouraging. More experience is needed, however, to understand the breadth of applicability of this approach. Toward this end we are extending the methodology and SyncGen in several directions with the goal of evaluating its effectiveness by reengineering embedded vehicle control applications. This ongoing work includes: supporting the propogation of exceptions thrown in the core code past region boundaries, supporting group forming synchronization patterns us-ing specific notification, adapting synchronization code generation to target available middle-ware platforms, such as TA0 [25] , and more tightly integrating our synchronization code generation with scheduling algorithms to support real-time applications.
